Join an ambitious team as a design verification engineer and contribute to the development of a groundbreaking product in the distributed computing systems field. Collaborate with hardware and software architects to create efficient tests, define infrastructure, and ensure prototype meets specifications. Strong experience in chip verification, UVM, SystemVerilog, Python, and C/C++ required. Full chip verification and software engineering principles knowledge highly desirable. Minimum 15 years experience.